Having thus described the invention, it is now claimed:

1. A spread spectrum clock generator comprising:

a clock input adapted for receiving a clock signal having a generally constant

5 frequency;

10

15

a digital delay having,

delay input adapted for receiving the clock signal from the clock input and a clock output,

data input adapted for receiving delay data representative of a selected delay, and

a clock output, the clock output adapted to communicate a modified clock signal wherein the frequency thereof is adjusted in accordance with the delay data;

a numeric sequencer adapted for generating a selected numeric output data representative of a selected numeric sequence; and

means for communicating the numeric output data to the data input as the delay data.

- 2. The spread spectrum clock generation of claim 1 wherein the numeric sequencer includes a binary counter for generating a binary output sequence.
 - 3. The spread spectrum clock generation of claim 2 wherein the numeric sequencer further includes a pattern generator, which pattern generator receives the binary output sequence from the binary counter, and wherein the pattern generator generates the delay data as a function of the binary output sequence.
 - 4. The spread spectrum clock generator of claim 3 wherein the modified clock signal has a frequency range between $1/(T-4\Delta)$ and $1/(T+4\Delta)$, wherein T is defined as a period of the clock input signal and Δ is defined as the selected delay.

30

- 5. The spread spectrum clock generator of claim 4 wherein the frequency range of the modified clock signal linearly alternates between $1/(T-4\Delta)$ and $1/(T+4\Delta)$.
- 6. The spread spectrum clock generator of claim 5 further comprising a signal conditioner adapted for receiving the modified clock signal and generating a conditioned clock signal therefrom.
 - 7. The spread spectrum clock generator of claim 6 wherein the signal conditioner further comprises a frequency multiplier.
 - 8. The spread spectrum clock generator of claim 7 wherein the signal conditioner includes a phase lock loop.
- 9. A spread spectrum clock generator comprising:
 means adapted for receiving a periodic clock signal having a generally constant frequency;
 - a frequency divider for generating a lower frequency clock signal from a received periodic clock signal;
 - a programmable digital delay line adapted to receive the lower frequency clock signal, and including means provide a selected delay to the lower frequency clock signal in accordance with a received digital delay value so as to form a varying frequency clock signal;
 - a counter for generating a preselected digital sequence;
 - a pattern generator adapted for generating the digital delay value in accordance with the preselected digital sequence;
 - a frequency multiplier for increasing a frequency of the varying frequency clock signal so as to generate a spread spectrum clock signal; and
 - means adapted for communicating the spread spectrum clock signal to an associated digital device.

30

20

25

- 10. The spread spectrum clock generator of claim 10 wherein the spread spectrum clock signal has a frequency range between $1/(T-4\Delta)$ and $1/(T+4\Delta)$, wherein T is defined as a period of the clock input signal and Δ is defined as the selected delay.
- The spread spectrum clock generator of claim 10 wherein the frequency range of the spread spectrum clock signal linearly alternates between $1/(T-4\Delta)$ and $1/(T+4\Delta)$.
 - 12. The spread spectrum clock generator of claim 11 wherein the frequency range of the spread spectrum clock signal varies from -.2% to +.2% of the periodic clock signal.
 - 13. The spread spectrum clock generator of claim 12 wherein the pattern generator includes means for generating the digital delay value in accordance with values disposed in a preselected truth table.
- 15 14. The spread spectrum clock generator of claim 11 wherein the counter operates synchronously with the periodic clock signal.
 - 15. A method of generating a spread spectrum clock signal comprising the steps of: receiving a clock signal having a generally constant frequency; generating a low frequency clock signal corresponding to the received clock signal;

generating selected numeric output data representative of a selected numeric sequence, which numeric output data is generated synchronously with the received clock signal;

generating a varying frequency clock signal from the low frequency clock signal, the delayed clock signal having a delay set in accordance with the selected numeric output sequence; and

increasing the overall frequency of the varying frequency clock signal.

30 16. The method of generating a spread spectrum clock signal of claim 15 wherein the step of generating selected numeric output data includes the steps of:

10

20

incrementing a counter in accordance with the received clock signal; generating counter data representative of a state of the counter; generating pattern data that corresponds to the counter data; and generating the selected numeric sequence from the pattern data.

- 17. The method of generating a spread spectrum clock signal of claim 16 wherein the step of generating pattern data includes the step of generating the spread spectrum clock signal in accordance with values associated with a preselected truth table.
- 18. The method of generating a spread spectrum clock signal of claim 17 wherein the spread spectrum clock signal has a frequency range between $1/(T-4\Delta)$ and $1/(T+4\Delta)$, wherein T is defined as a period of the clock input signal and Δ is defined as the selected delay.
- 15 19. The method of generating a spread spectrum clock signal of claim 18 wherein the frequency range of the spread spectrum clock signal linearly alternates between $1/(T-4\Delta)$ and $1/(T+4\Delta)$.
- 20. The method of generating a spread spectrum clock signal of claim 19 wherein the frequency range of the spread spectrum clock signal varies from -.2% to +.2% of the periodic clock signal.